


TSTAGES C7311




COSTOCA COSTOCA

FIG. 2

FIG. 3 TO TRANSMIT INTERFACE 108 | PACKET | PACKET | PACKET | PACKET | | ENTRIES | ENTRIES | ENTRIES | ENTRIES | ENTRIES | context context context context context **CONTEXT DMA** 316 TO MEMORY INTERFACE 109 TO CORE PROCESSOR 104 312 **NEXT ENTRY** ARBITER DATA DMA 317 CONTEXT BUFFERS 315 DATA BUFFERS 314 PRIORITY QUEUES 313 CONTEXT RESOLUTION CONTROL CO-PROCESSOR CIRCUITRY 310 311 107 TO RECEIVE
INTERFACE 106,
SCHEDULER 105, ◆
AND CORE
PROCESSOR 104

DOUTONG NAME TO SE










FIG. 5








FIGURE 8

